
DS28CZ04: 4Kb I2C/SMBus EEPROM with Nonvolatile PIO
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input Current with an Input
Voltage Between 0.1V CC and
0.9V CCmax
Input Capacitance
SCL Clock Frequency
Bus Time-Out
I I
C I
f SCL
t TIMEOUT
(Note 11)
(Notes 5, 9)
(Note 12)
(Note 12)
-10
25
10
10
400
75
μA
pF
kHz
ms
Hold Time (Repeated) START
Condition. After this Period, the
First Clock Pulse is Generated.
LOW Period of the SCL Clock
(Note 13)
HIGH Period of the SCL Clock
Setup Time for a Repeated
START Condition
t HD:STA
t LOW
t HIGH
t SU:STA
(Note 13)
V CC ≥ 2.7V
V CC < 2.7V
(Note 13)
(Note 13)
0.6
1.3
1.5
0.6
0.6
μs
μs
μs
μs
Data Hold Time (Notes 14, 15)
t HD:DAT
V CC ≥ 2.7V
V CC < 2.7V
0.3
0.3
0.9
1.1
μs
Data Setup Time
Setup Time for STOP Condition
Bus Free Time Between a
STOP and START Condition
Capacitive Load for Each Bus
Line
t SU:DAT
t SU:STO
t BUF
C B
(Notes 13, 16)
(Note 13)
(Note 13)
(Notes 5, 13)
100
0.6
1.3
400
ns
μs
μs
pF
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Note 10:
Note 11:
Note 12:
Note 13:
Note 14:
Note 15:
Note 16:
Specifications at -40 ° C are guaranteed by design and characterization only and not production tested.
To the first order, this current is independent of the supply voltage value.
All PIO are tri-stated at beginning of reset prior to setting to Power-On values.
This specification is valid for each 16-byte memory block.
Not production tested. Guaranteed by design or characterization.
EEPROM writes can become nonfunctional after the data-retention time is exceeded. Long-time
storage at elevated temperatures is not recommended; the device can lose its write capability after 10
years at +125°C or 40 years at +85°C.
All values are referenced to V IHmin and V ILmax levels.
The maximum specification value is guaranteed by design, not production tested.
Applies to SDA and SCL.
C B = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times according
to I2C-Bus Specification v2.1 are allowed.
The DS28CZ04 does not obstruct the SDA and SCL lines if V CC is switched off.
The minimum SCL clock frequency is limited by the bus timeout feature. If the CM bit is 1 AND SCL
stays at the same logic level or SDA stays low for this interval, the DS28CZ04 behaves as though it
has sensed a STOP condition.
System Requirement
The DS28CZ04 provides a hold time of at least 300ns for the SDA signal (referred to the V IHmin of the
SCL signal) to bridge the undefined region of the falling edge of SCL.
The maximum t HD:DAT has only to be met if the device does not stretch the low period (t LOW ) of the SCL
signal.
A Fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement
t SU:DAT ≥ 250ns must then be met. This is automatically the case if the device does not stretch the LOW
period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must
output the next data bit to the SDA line t rmax + t SU:DAT = 1000 + 250 = 1250ns (according to the
standard-mode I2C-bus specification) before the SCL line is released.
3 of 22